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Abstract—This paper analyzes the relationship between ef-
ficiency and chip area in a fully integrated switched capacitor
voltage divider dc-dc converter implemented in 180nm-technology
and a 1/2 topology. A numerical algorithm for choosing the
optimal sizes of individual components, in terms of power
loss, based on the total chip area is developed. This algorithm
also determines the optimal number of parallel phases in the
converter, based on an estimate of power consumption in flip-
flop based clock circuits. By these means the maximum achievable
efficiency as a function of chip area is estimated.
I. INTRODUCTION
In order to increase the speed and performance of modern
electronics, it is constantly sought to increase the number and
density of transistors on silicon chips. With circuit power being
a primary constraint, the development of integrated power
supplies is of great importance. New technologies enable the
use of smaller components, increasing the power density of
converters, while maintaining the high efficiency of traditional
switch-mode converters, examples include [1] and [2].
This paper explores the relationship between chip area
and efficiency for a converter with a typical load current for
a low power microcontroller in a battery powered device, see
Table I for specifications. The converter is designed from a
1/2 series-parallel voltage divider topology, as described in
[3] and shown in Fig. 1.
This topology consists only of capacitors and switches,
making monolithic integration relatively simple. In order
to achieve the highest possible converter efficiency for any
given chip area, different capacitor types are examined, and
the distribution of area between switches and capacitors that
allows the highest efficiency is determined.
The work described in this paper is focused on a converter
implemented in 180nm technology, but the same optimization
can also be applied to more advanced processes.
Area-driven optimization of switched-capacitor converters
has previously been investigated in [4], but in this paper
a more detailed optimization of the 1/2 voltage divider
is described, taking into account output capacitance and
multiphase interleaving.
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Fig. 1. Converter schematic
II. SC CONVERTER LOSS ANALYSIS
The power loss in a switched-capacitor converter can be
described as 2 groups: Intrinsic losses, which depend on the
converter topology, and extrinsic losses, which include gate
loss, parasitic capacitance loss and control circuitry power
consumption. The extrinsic losses can be minimized by cor-
rectly sizing the switches and capacitor relative to each other.
Extrinsic losses can also be minimized by special circuit
techniques such as parasitic charge recycling [1].
Vin Vout ILoad
1.3 V ±5% 600 mV ±5 mV 450 µA
TABLE I. CONVERTER SPECIFICATIONS
A. Impedance analysis
An idealized model of the SC converter is seen in Fig. 2.
The conversion ratio in the converter is defined by the topology
and output impedance, Rout. As the name implies, the ideal
voltage conversion ratio (iVCR) of a 1/2 voltage divider is
1:1/2, but with a non-zero output impedance and load current,
the actual conversion ratio will be slightly lower. The output
impedance needed to deliver the desired output voltage at a
given load current is described by the following equation,
where N = iV CR:
Rout =
NVin − Vout
Iload
(1)
As described in [5] the output impedance of the converter
can be approximated by 2 asymptotic expressions: The fast
switching limit (FSL), determined by the on-resistance in
the switch components, and the slow switching limit (SSL),
dominated by the amount of flying capacitance. For the voltage
−+Vin
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Fig. 2. Model of an idealized switched-capacitor converter
divider, the expressions are as follows:
RFSL =
1
2
4∑
k=1
Ronk (2)
RSSL =
1
4Cflyfsw
(3)
The value of Cfly will increase linearly with the capacitor
area, and the on-resistance of the switches can be assumed to
be inversely proportional to the gate width for a given gate
length.
For converters with an output capacitance in the same range
as the flying capacitance, a better fitting approximation of the
slow switching limit is described in [3]:
RSSL =
Cout
Cout + Cfly
· 1
4Cflyfsw
(4)
The total output impedance can be approximated by the
Eucledian norm of the two elements:
Rout =
√
R2FSL +R
2
SSL (5)
While the total size of the output impedance is constrained by
the conversion ratio and load current, the distribution between
the capacitive and resistive elements can freely be chosen.
For optimization purposes, a constant β is introduced to
describe the relative size of the two impedance elements:
RFSL =
√
1− βRout and RSSL =
√
βRout.
B. Types of losses
The intrinsic losses in the converter depend solely on the
conversion ratio and load current of the converter, and is
completely independent of the β value:
PRout = Rout · I2load (6)
However, the switching losses can be optimized by carefully
sizing the individual components. In this paper, two sources of
switching losses are considered: the gate loss of the switches,
and the bottom-plate losses of the flying capacitor.
Pgate =
∑
j
V 2gate,jfswCgate,j (7)
Pbp = V
2
outfswCbp (8)
The parasitic bottom-plate capacitance of the flying capacitor
can be described as Cbp = αCfly , where the ratio α depends
on the chosen type of capacitor. The parasitic gate capacitance
of each switch can be assumed to increase linearly with the
gate area, ideally making it inversely proportional to the on-
resistance for a given gate length. The switching frequency can
be described as a function of Cfly and Cout by rearranging
(4):
fsw =
Cout
Cout + Cfly
· 1
4Cfly
√
βRout
(9)
The switching losses can now be described as
Pgate =
∑
j
V 2gate,j
Cout
Cout + Cfly
· 1
4Cfly
√
βRout
· C
∗
gate,jfj√
1− βRout
(10)
Pbp = V
2
out
Cout
Cout + Cfly
· 1
4
√
βRout
α (11)
Where C∗gate,j is the gate capacitance per unit gate width for
each switch, and fj is a function related to the width-resistance
product of each switch.
The total power loss in the converter is given by the sum of
all three types of losses, where β have great influence:
Ploss = Pgate + Pbp + PRout ⇔ (12)
Ploss =
(
K1
Cfly
· 1√
β
√
1− β +K2 ·
1√
β
)
Cout
Cout + Cfly
+K3
(13)
Where the constants K1−3 depend on topology and component
types:
K1 =
1
4R2out
∑
j
V 2gate,jCgate,jfj (14)
K2 = α
V 2out
4Rout
(15)
K3 = RoutI
2
Load (16)
For a given set of capacitor sizes, an optimal value of β can
be found.
C. Choice of component types
1) Switches: Four switches are used in the converter, and
the total on-resistance for each pair of synchronized switches
should be
√
1− βRout. However, the topology causes some
of the switches to have a positive source-bulk voltage and
the switches will therefore have lower driving voltages and
higher threshold voltages due to the body effect, causing large
differences in the conductance-width ratios of the transistors.
The topology requires switches S1 and S4 to be implemented
using PMOS and NMOS transistors respectively, while S3 and
S2 are implemented with NMOS transistors to be minimize the
required gate area. In order for the transistor blocks to have
the same total length in the layout, the NMOS transistors are
made with 50 fingers, while the PMOS is made up by 48
fingers. The conductance of each transistor is simulated at the
minimum driving voltage as a function of transistor width. S2
and S3 have a source-bulk voltage equivalent to Vout giving
them a minimum Vgs of 635 mV, while transistors 1 and 4
have Vgs equal to the input voltage, giving a minimum value
of 1.235 V.
Knowing the relationship between gate width and conduc-
tance for each transistor, the distribution of resistance that
requires the smallest total transistor area for any given value
of
√
1− βRout can be easily be computed with a script,
determining the fj values.
Simulated values of the gate capacitances at minimum drive
voltages can be seen in Table II. Due to the source-bulk bias,
the gate capacitances of S2−3 are different from that of S4.
Transistor S1 S2 S3 S4
C∗gate 1003 aF/µm 2630 aF/µm 2630 aF/µm 682 aF/µm
TABLE II. SIMULATED GATE CAPACITANCES
2) Capacitors: In the used technology, 3 different types of
capacitors are available: MIM, DualMIM and MOS. Through
simulations, the capacitance and α of each type has been
determined for different sizes. These values are shown in Table
III for effective areas of 300 and 10,000 µm2, the largest
areas for MOS and MIM/DualMIM capacitors allowed in the
technology. The DualMIM capacitors are superior to MIM
on both parameters. While the MOS capacitor does have a
higher capacitance density, the significantly larger value of
α makes it unsuited for use as a flying capacitor. The MOS
capacitors could possibly be used as output capacitance, since
the parasitic capacitance is only beneficial for this purpose.
However, for simplicity DualMIM is used for all capacitors as
the difference in capacitance density is small. To simplify cal-
culations, the capacitors are considered to consist of units with
an effective area of 104µm2 and capacitance Cunit = 44 pF.
Aeff = 10
4 µm2 Aeff = 300 µm2
C /pF α/% C /pF α/%
MIM 20 0.83 0.6 1.5
DualMIM 44 0.47 1.8 1.0
MOS - - 2.4 4.2
TABLE III. COMPARISON OF AVAILABLE CAPACITOR TYPES.
D. Optimization
For a given set of capacitor sizes, the value β that gives the
minimum power loss can now be determined numerically. As
seen in Fig. 3, the optimal value increases with the capacitor
size, meaning that with an increase in flying capacitance, the
switches should also be made larger.
III. CHIP AREA CONSIDERATIONS
Most of the total chip area is used for the capacitors,
meaning that the most effective way to reduce the size of the
converter is to reduce the amount of capacitance. However, as
indicated earlier, a smaller flying capacitance will reduce the
efficiency of the converter as the switching losses will increase.
A smaller output capacitance, on the other hand, will reduce
both the losses and the converter size.
A. Output capacitance
The required amount of output capacitance is related to the
switching frequency and allowed voltage ripple. As described
in [3] the needed output capacitance can easily be estimated
by considering the SSL case of converter operation. For the
voltage divider, (17) can be used to used to find a size for
Cout. 1/ζ is the fraction of charge trough each switch, and as
stated in Table I the allowed voltage ripple, ∆v, is 10mV.
Cout + Cfly =
Iload
∆vout
· 1
ζfsw
(17)
Combining this with (9), the output capacitance can be de-
termined as a function of the flying capacitance, as seen in
(18).
Cout = Cfly · 4Iload
√
βRout
∆voutζ
(18)
Fig. 3. Optimal β value vs. capacitor size for 3nf output capacitance and
minimum input voltage. Dashed lines mark asymptotic values.
This means that the required output capacitance for a given
flying capacitance can be reduced by an increase in ζ. As de-
scribed in [3], this can be achieved by means of fragmentation
and phase interleaving.
B. Multiphase interleaving
By splitting the converter into several phases, the size of
the output capacitance can be decreased without exceeding
the allowed voltage ripple. By this method, the power density
and efficiency of the converter can be improved significantly,
as demonstrated in [6]. For a converter with nP interleaved
phases we have ζ = 2nP , and the output capacitance can
be reduced by a factor nP compared to the single-phase
case. As seen in (9) this will also allow the converter to
operate at a lower switching frequency and thus reduce
the switching losses in the converter output stage. The
flying capacitor and each of the switches are separated into
nP fragments of equal size, all switches has a duty cycle
of 50% and the phases are shifted 180nP degrees from each other.
C. Total chip area
The total area for each component is slightly larger than
their effective areas. For a transistor with a gate length of
180 nm, width W and n fingers, the total area for NMOS and
PMOS components are described by the following equations.
APMOS =
(
W
n
+ 840 nm
)
· (700 nm · n+ 1240 nm) (19)
ANMOS =
(
W
n
+ 480 nm
)
· (700 nm · n+ 400 nm) (20)
In the used design, the transistors are implemented with 48
and 50 fingers for p- and n-type transistors respectively.
The total area for each capacitor unit with an effective area
of 104 µm2, Acapunit, is 1.41·104 µm2. The total area of each
capacitor is estimated as
C
Cunit
·Acapunit.
Fig. 4. Power loss vs. number of phases for Cfly = 1 nF
IV. EFFICIENCY CALCULATIONS
A. Power stage
Combining (10), (11) and (18), expressions for the power
stage switching losses for a converter with nP interleaved
phases can be written:
Pgate =
1
4
√
βRout +
∆vout
Iload
2nP
∑
j v
2
gate,jC
∗
gate,jfj√
1− βRoutCfly
(21)
Pbp = V
2
outα
1
4
√
βRout +
∆vout
Iload
2nP
(22)
The intrinsic losses are given by (6), and are independent of
both nP , β and Cfly.
These equations indicate that a sufficiently large number
of interleaved phases will make the switching losses insignifi-
cant, leaving only the intrinsic losses. However, the increased
number of phases will require a more complicated gate driver
circuit with increased power consumption.
B. Clock consumption
In order to drive the switches a digital clock interleaver is
used, similarly to [7]. For an nP -phase converter, a 12nP clock-
divider consisting of nP flip-flops is used followed by nP − 1
additional flipflops for phase-shifting the divided clock signal.
This circuit is capable of delivering shifted clock signals to
any number of phases that is a power of 2.
The power consumption of the clock interleaver will
increase with the number of phases. The power consumption
has been estimated through schematic level simulations in
Cadence with BSIM3V3-Models. Simulations show that the
power consumption of the clock interleaver can be estimated
by (23).
Pclk = fsw ·
(
31.16 fJ · n2P + 183.5 fJ · nP − 132.2 fJ
)
(23)
Combining this with (21) and (22) it is possible to
determine the optimal number of phases for a given capacitor
size.
Figure 4 show the total power loss, as well as the separate
losses for the clocking circuit and the power stage, as a
Fig. 5. Efficiency comparison of single-phase converter and a converter with
optimal np along with the optimal value of np for varying chip area
function of the number of phases for a converter with
Cfly = 1 nF.
The power consumption of the clock circuit would be
lower in smaller process-nodes, increasing the optimum
number of phases and the total efficiency of the converter.
Using a script, the optimal number of phases for each value
of Cfly is found. This number increases with the capacitor
size, as larger capacitors reduce the switching frequency and
the power consumption of the clock interleaver.
Since the area of the clock interleaver is assumed to be
much smaller than that of the output stage, it is not included
in the estimate of the chip area.
C. Area and efficiency
Having determined the optimal number of phases and β-
value for any value of Cfly as well as the total chip area as
a function of Cfly and the number of phases, the maximum
efficiency for any chip area can be estimated. Figure 5 shows
the maximum- and single-phase efficiency as well as the
optimal number of phases as a function of chip area at the
minimum input voltage.
V. CONCLUSION
Design consideration for the SC converter were described,
and the components of the converter were optimized for
minimizing the switching losses at minimum input voltage.
A method for determining the optimal number of interleaved
phases for any size of flying capacitor has been developed, and
the maximum converter efficiency for any silicon chip area has
been determined.
The use of interleaved phases has been shown to improve
the converter efficiency by several percent, achieving a theo-
retical efficiency of more than 94% for a chip area of 1 mm2.
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